Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT

Authors:
John Håkansson;Jan Carlson;Aurelien Monot;Paul Pettersson;Davor Slutej
Affiliations:
Department of Information Technology, Uppsala University, Sweden;Mälardalen Real-Time Research Centre, Västerås, Sweden;Ecole des Mines, Nancy, France;Mälardalen Real-Time Research Centre, Västerås, Sweden;Mälardalen Real-Time Research Centre, Västerås, Sweden
Venue:
ATVA '08 Proceedings of the 6th International Symposium on Automated Technology for Verification and Analysis
Year:
2008

Citing 8
Cited 7

A theory of timed automata

Theoretical Computer Science
Partial Order Reductions for Timed Systems

CONCUR '98 Proceedings of the 9th International Conference on Concurrency Theory
Partial Order Reduction for Model Checking of Timed Automata

CONCUR '99 Proceedings of the 10th International Conference on Concurrency Theory
Composition for component-based modeling

Science of Computer Programming - Formal methods for components and objects pragmatic aspects and applications
A partial order semantics approach to the clock explosion problem of timed automata

Theoretical Computer Science - Tools and algorithms for the construction and analysis of systems (TACAS 2004)
The SAVE approach to component-based development of vehicular systems

Journal of Systems and Software
Timed unfoldings for networks of timed automata

ATVA'06 Proceedings of the 4th international conference on Automated Technology for Verification and Analysis
Symbolic unfoldings for networks of timed automata

ATVA'06 Proceedings of the 4th international conference on Automated Technology for Verification and Analysis

Towards Guidelines for a Development Process for Component-Based Embedded Systems

ICCSA '09 Proceedings of the International Conference on Computational Science and Its Applications: Part II
Developing UPPAAL over 15 years

Software—Practice & Experience
Design-time verification of component-based embedded systems with respect to extra-functional properties

Proceedings of the 16th international workshop on Component-oriented programming
Verifying functional behaviors of automotive products in EAST-ADL2 using UPPAAL-PORT

SAFECOMP'11 Proceedings of the 30th international conference on Computer safety, reliability, and security
Compositional real-time models

Journal of Systems Architecture: the EUROMICRO Journal
Design of component-based real-time applications

Journal of Systems and Software
Runtime verification of state machines and defect localization applying model-based testing

Proceedings of the WICSA 2014 Companion Volume

Quantified Score

Hi-index	0.00

Visualization

Abstract

uppaalportis a new tool for component-based design and analysis of embedded systems. It operates on the hierarchically structured continuous time component modeling language SaveCCM and provides efficient model-checking by using partial-order reduction techniques that exploits the structure and the component behavior of the model. uppaalportis implemented as an extension of the verification engine in the uppaaltool. The tool can be used as back-end in to the Eclipse based SaveCCM integrated development environment, which supports user friendly editing, simulation, and verification of models.