A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation

Authors:
Fabio Frustaci;Pasquale Corsonello;Stefania Perri;Giuseppe Cocorullo
Affiliations:
Department of Electronics, Computer Science and Systems, University of Calabria, Rende (CS), Italy 87036;Department of Electronics, Computer Science and Systems, University of Calabria, Rende (CS), Italy 87036;Department of Electronics, Computer Science and Systems, University of Calabria, Rende (CS), Italy 87036;Department of Electronics, Computer Science and Systems, University of Calabria, Rende (CS), Italy 87036
Venue:
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Year:
2009

Citing 3
Cited 0

Noise in deep submicron digital design

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Design methodologies for noise in digital integrated circuits

DAC '98 Proceedings of the 35th annual Design Automation Conference
Technology and design challenges for low power and high performance

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic CMOS gates are widely used in high performance circuits even though they are less noise tolerant than their static CMOS counterparts. In the literature, several techniques are known that enhance the noise-tolerance but sacrifice speed performances and energy dissipation. This paper presents a new technique for increasing the noise tolerance of dynamic CMOS gate minimizing speed and energy penalties. A wide comparison with previous techniques has been carried out. When the STMicroelectronics CMOS 90nm-1V technology is used, the proposed design technique exhibits the highest level of noise robustness (718mV). Moreover, at a parity of the noise-robustness, it achieves an energy-delay product (EDP) up to 54% lower than previous proposals.