Transition skew coding for global on-chip interconnect

Authors:
Charbel J. Akl;Magdy A. Bayoumi
Affiliations:
Center for Advanced Computer Studies, The University of Louisiana at Lafayette, Lafayette, LA;Center for Advanced Computer Studies, The University of Louisiana at Lafayette, Lafayette, LA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2008

Citing 3
Cited 2

Interconnect synthesis and planning for high-performance ic designs

Interconnect synthesis and planning for high-performance ic designs
Transition Skew Coding: A Power and Area Efficient Encoding Technique for Global On-Chip Interconnects

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference
Repeater scaling and its impact on CAD

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Pulse width modulation for reduced peak power full-swing on-chip interconnect

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Lookahead-based adaptive voltage scheme for energy-efficient on-chip interconnect links

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents new simulation results of the previously proposed Transition Skew Coding (TSC) for global on-chip interconnects. Considering 2-GHz global clock frequency at the 90-nm node, we show that TSC can be applied to broad range of wire length on both semiglobal and global metal layers, while maintaining its energy efficiency and its advantages in terms of crosstalk reduction and signal integrity, and wiring and repeater area minimization.