Pulse width modulation for reduced peak power full-swing on-chip interconnect

Authors:
Mackenzie R. Scott;Rajeevan Amirtharajah
Affiliations:
University of California, Davis, Davis, CA, USA;University of California, Davis, Davis, CA, USA
Venue:
Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Year:
2009

Citing 4
Cited 0

Low-string on-chip signaling techniques: effectiveness and robustness

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
FPGA-Based System Design

FPGA-Based System Design
Self-timed regenerators for high-speed and low-power on-chip global interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Transition skew coding for global on-chip interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A full-swing on-chip interconnect using pulse width modulation (PWM) was designed and fabricated in 0.25μm CMOS for application in a tiled signal processing array architecture targeting wireless sensor nodes. Measurements show a decrease in the worst case power of 7% over traditional binary signaling for 11.8mm long wires at 10Mbps throughput and 0.7V VDD. Power savings are projected to increase to 20% for 30mm long wires, while becoming beneficial for shorter wires at future process nodes without multiple wires or power rails. Power savings occur for wire lengths greater than 1.34mm and reach 20% at 3.03mm at the 32nm node. Savings are also projected to reach 18.2% when used on wires spanning 16 tiles in the target architecture.