Low-string on-chip signaling techniques: effectiveness and robustness

Authors:
Hui Zhang;Varghese George;Jan M. Rabaey
Affiliations:
Univ. of California, Berkeley, Berkeley;Univ. of California, Berkeley, Berkeley;Univ. of California, Berkeley, Berkeley
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Year:
2000

Citing 0
Cited 67

Future performance challenges in nanometer design

Proceedings of the 38th annual Design Automation Conference
Modeling and analysis of differential signaling for minimizing inductive cross-talk

Proceedings of the 38th annual Design Automation Conference
Powering networks on chips: energy-efficient and reliable interconnect design for SoCs

Proceedings of the 14th international symposium on Systems synthesis
Parametric timing and power macromodels for high level simulation of low-swing interconnects

Proceedings of the 2002 international symposium on Low power electronics and design
An adaptive low-power transmission scheme for on-chip networks

Proceedings of the 15th international symposium on System Synthesis
Low-power design methodology for an on-chip bus with adaptive bandwidth capability

Proceedings of the 40th annual Design Automation Conference
A survey of techniques for energy efficient on-chip communication

Proceedings of the 40th annual Design Automation Conference
Energy-reliability trade-off for NoCs

Networks on chip
Designing fast on-chip interconnects for deep submicrometer technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power-driven Design of Router Microarchitectures in On-chip Networks

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
NoCIC: a spice-based interconnect planning tool emphasizing aggressive on-chip interconnect circuit methods

Proceedings of the 2004 international workshop on System level interconnect prediction
Mitigating static power in current-sensed interconnects

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Coding for system-on-chip networks: a unified framework

Proceedings of the 41st annual Design Automation Conference
Adaptive supply voltage technique for low swing interconnects

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
On-Chip Self-Calibrating Communication Techniques Robust to Electrical Parameter Variations

IEEE Design & Test
Robust Multi-Level Current-Mode On-Chip Interconnect Signaling in the Presence of Process Variations

ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Energy optimization in memory address bus structure for application-specific systems

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
A novel buffer circuit for energy efficient signaling in dual-VDD systems

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Interconnect accelerating techniques for sub- 100-nm gigascale systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Nanoelectronic circuits and systems
A robust self-calibrating transmission scheme for on-chip networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Driver pre-emphasis techniques for on-chip global buses

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Energy-efficient FPGA interconnect design

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Voltage-mode driver preemphasis technique for on-chip global buses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimal positions of twists in global on-chip differential interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Current-sensing and repeater hybrid circuit technique for on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Timing-aware power-optimal ordering of signals

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Single stage static level shifter design for subthreshold to I/O voltage conversion

Proceedings of the 13th international symposium on Low power electronics and design
Low power current mode receiver with inductive input impedance

Proceedings of the 13th international symposium on Low power electronics and design
Variation tolerant NoC design by means of self-calibrating links

Proceedings of the conference on Design, automation and test in Europe
Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
On the design and optimization of symmetric low swing to high swing level converter for on-chip interconnects

Analog Integrated Circuits and Signal Processing
Pulse width modulation for reduced peak power full-swing on-chip interconnect

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
An optimization strategy for low energy and high performance for the on-chip interconnect signalling

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
CMOS design and analysis of low-voltage signaling methodology for energy efficient on-chip interconnects

Microelectronics Journal
Energy efficient swing signal generation circuits for clock distribution networks

SMC'09 Proceedings of the 2009 IEEE international conference on Systems, Man and Cybernetics
8Gb/s capacitive low power and high speed 4-PWAM transceiver design

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Analysis and mitigation of NBTI-impact on PVT variability in repeated global interconnect performance

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Bus energy consumption for multilevel signals

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Temperature-Aware Delay Borrowing for Energy-Efficient Low-Voltage Link Design

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Performability/energy tradeoff in error-control schemes for on-chip networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power current-mode transceiver for on-chip bidirectional buses

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect

Microelectronics Journal
An overview of achieving energy efficiency in on-chip networks

International Journal of Communication Networks and Distributed Systems
Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels

Proceedings of the Conference on Design, Automation and Test in Europe
Designing efficient codecs for bus-invert berger code for fully asymmetric communication

IEEE Transactions on Circuits and Systems II: Express Briefs
Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Coding for system-on-chip networks: a unified framework

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Differential current-sensing for on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Bus-switch coding for reducing power dissipation in off-chip buses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Sequence-switch coding for low-power data transmission

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An asynchronous ternary logic signaling system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-power, high-speed transceivers for network-on-chip communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
CMOS driver-receiver pair for low-swing signaling for low energy on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reducing Network-on-Chip energy consumption through spatial locality speculation

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Differential bidirectional transceiver for on-chip long wires

Microelectronics Journal
A charge pump based receiver circuit for voltage scaled interconnect

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
An on-chip global broadcast network design with equalized transmission lines in the 1024-core era

Proceedings of the International Workshop on System Level Interconnect Prediction
SMART: a single-cycle reconfigurable NoC for SoC applications

Proceedings of the Conference on Design, Automation and Test in Europe
40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS

Proceedings of the Conference on Design, Automation and Test in Europe
A variation tolerant current-mode signaling scheme for on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Silicon-aware distributed switch architecture for on-chip networks

Journal of Systems Architecture: the EUROMICRO Journal
Design of a novel differential on-chip wave-pipelined serial interconnect with surfing

Microprocessors & Microsystems
METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper reviews a number of low-swing on-chip interconnect schemes and presents a thorough analysis of their effectiveness and limitations, especially on energy efficiency and signal integrity. In addition, several new interface circuits presenting even more energy savings and better reliability are proposed. Some of these circuits not only reduce the interconnect swing, but also use very low supply voltages so as to obtain quadratic energy savings. The performance of each of the presented circuits is thoroughly examined using simulation on a benchmark interconnect circuit. Significant energy savings up to a factor of six have been observed.