Low-string on-chip signaling techniques: effectiveness and robustness
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Design of High-Performance Microprocessor Circuits
Design of High-Performance Microprocessor Circuits
Parameter variations and impact on circuits and microarchitecture
Proceedings of the 40th annual Design Automation Conference
Novel Memory Bus Driver/Receiver Architecture for Higher Throughput
VLSID '98 Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing
Energy Efficient Signaling in Deep Submicron CMOS Technology
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Design for Variability in DSM Technologies
ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
Current Sensing Techniques for Global Interconnects in Very Deep Submicron(VDSM) CMOS
WVLSI '01 Proceedings of the IEEE Computer Society Workshop on VLSI 2001
Impact of Process Variations on Multi-Level Signaling for On-Chip Interconnects
VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Predictions of CMOS compatible on-chip optical interconnect
Integration, the VLSI Journal
Low power current mode receiver with inductive input impedance
Proceedings of the 13th international symposium on Low power electronics and design
Energy efficient and high speed on-chip ternary bus
Proceedings of the conference on Design, automation and test in Europe
Low-power and high-performance techniques in global interconnect signaling
Microelectronics Journal
Asynchronous current mode serial communication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
This paper presents a novel process-tolerant multi-level signaling system for on-chip interconnects. Novel multi-level driver and receiver designs are presented which are robust in the presence of process-induced parameter variation and uncertainties. Monte Carlo analyses show that the interconnect delay and total average power are normally distributed with a standard deviation of around 9.46% and 15.96% respectively for a 10mm line in 100nm technology. Individual parameter sensitivity analyses show that the total average power is most influenced by supply voltage and effective gate length, and delay is most influenced by interconnect resistance and capacitance. Yield of high performance and low power bins in 100nm technology under process variations using the proposed multi-level signaling system is 36.1%, yield of high performance bins is 27.3% and yield of low power bins is 25.1% and yield of bad bins is only 11.5%.