Bus-invert coding for low-power I/O
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low-string on-chip signaling techniques: effectiveness and robustness
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Low-leakage asymmetric-cell SRAM
Proceedings of the 2002 international symposium on Low power electronics and design
Coding a terminated bus for low power
GLSVLSI '95 Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95)
Leakage-and crosstalk-aware bus encoding for total power reduction
Proceedings of the 41st annual Design Automation Conference
An effective power mode transition technique in MTCMOS circuits
Proceedings of the 42nd annual Design Automation Conference
| Hi-index | 0.00 |
Berger-invert code is a coding scheme proposed recently to protect communication channels against all asymmetric errors and to decrease power consumption. This brief proposes a modified encoding scheme of Berger-invert codes and a new design of encoding/decoding circuitry (a codec). Implementation results prove that the new approach reduces the codec area and power consumption, respectively, by up to 30% and 48% for a 32-bit bus and decreases the error rate by up to about 35% for a 6-bit bus.