Low-power current-mode transceiver for on-chip bidirectional buses

Authors:
Marshnil Dave;Rajkumar Satkuri;Mahavir Jain;Maryam Shojaei Baghini;Dinesh K. Sharma
Affiliations:
IIT-Bombay, Mumbai, India;Intel, Bangalore, India;IIT-Bombay, Mumbai, India;IIT-Bombay, Mumbau, India;IIT-Bombay, Mumbai, India
Venue:
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Year:
2010

Citing 4
Cited 1

High-performance bidirectional repeaters

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
Low-string on-chip signaling techniques: effectiveness and robustness

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Low power current mode receiver with inductive input impedance

Proceedings of the 13th international symposium on Low power electronics and design
A process variation tolerant, high-speed and low-power current mode signaling scheme for on-chip interconnects

Proceedings of the 19th ACM Great Lakes symposium on VLSI

Differential bidirectional transceiver for on-chip long wires

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a current-mode signalling scheme for bidirectional long on-chip interconnects. The transceiver has been fabricated in 180nm CMOS process. Features of the proposed scheme are driver pre-emphasis and low impedance termination. While no extra repeater is needed for line lengths up to 8mm long the scheme improves the delay by 34% for 2mm-8mm long lines, compared to bidirectional voltage-mode links. The scheme also improves the power performance for line lengths longer than 2mm, operating at data rates higher than 180Mbps. Measurement results show that delay and power-delay product improve by 18% and 3.7x, respectively, compared to simulation results of the voltage-mode scheme.