Low-power design methodology for an on-chip bus with adaptive bandwidth capability

Authors:
Rizwan Bashirullah;Wentai Liu;Ralph K. Cavin
Affiliations:
North Carolina State University, Raleigh, NC;University of California, Santa Cruz, CA;Semiconductor Research Corporation, Research Triangle Park, NC
Venue:
Proceedings of the 40th annual Design Automation Conference
Year:
2003

Citing 2
Cited 6

Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor

ISPD '00 Proceedings of the 2000 international symposium on Physical design
Low-string on-chip signaling techniques: effectiveness and robustness

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design

A hybrid current/voltage mode on-chip signaling scheme with adaptive bandwidth capability

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Driver pre-emphasis techniques for on-chip global buses

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Aggressive snoop reduction for synchronized producer-consumer communication in energy-efficient embedded multi-processors

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Low-power snoop architecture for synchronized producer-consumer embedded multiprocessing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.02

Visualization

Abstract

This paper describes a low-power design methodology for a bus architecture based on hybrid current/voltage mode signaling for deep sub-micrometer on-chip interconnects that achieves high data transmission rates while minimizing the number of repeaters by nearly 1/3. The technique uses low-impedance current-mode sensing to increase the data throughput and minimizes the static power dissipation inherent to current-mode signaling by adaptively changing the interconnection bandwidth given a change in input signal activity. Since bandwidth is related to power dissipation, the adaptive bus attains energy efficient data transmission by expending minimum power required to support the bus signal activity.The design method is based on statistical analysis of address streams extracted for typical benchmark programs using a microprocessor time-based simulator in combination with circuit-level power analysis. Simulation results indicate improvements in power dissipation of up to 65% and 40% over current and voltage mode signaling schemes, respectively.