Low Area Pipelined Circuits by the Replacement of Registers with Delay Elements

Authors:
Bakhtiar Affendi Rosdi;Atsushi Takahashi
Affiliations:
-;-
Venue:
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Year:
2007

Citing 4
Cited 0

Clock Skew Optimization

IEEE Transactions on Computers
Practical Fast Clock-Schedule Design Algorithms*The preliminary version was presented at [1].

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Multi-Clock Cycle Paths and Clock Scheduling for Reducing the Area of Pipelined Circuits

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
A Regular Layout for Parallel Adders

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new algorithm is proposed to reduce the area of a pipelined circuit using a combination of multi-clock cycle paths, clock scheduling and delay balancing. The algorithm analyzes the circuit and replaces intermediate registers with delay elements under the condition that the circuit works correctly at given target clock-period range with the smaller area. Experiments with pipelined multipliers verify that the proposed algorithm can reduce the area of a pipelined circuit without degrading performance.