Compact ASIC Architectures for the 512-Bit Hash Function Whirlpool

Authors:
Takeshi Sugawara;Naofumi Homma;Takafumi Aoki;Akashi Satoh
Affiliations:
Graduate School of Information Sciences, Tohoku University,;Graduate School of Information Sciences, Tohoku University,;Graduate School of Information Sciences, Tohoku University,;Research Center for Information Security, National Institute of Advanced Industrial Science and Technology,
Venue:
Information Security Applications
Year:
2009

Citing 4
Cited 0

A compact FPGA implementation of the hash function whirlpool

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS

Integration, the VLSI Journal - Special issue: Embedded cryptographic hardware
High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function

Journal of VLSI Signal Processing Systems
Compact hardware design of Whirlpool hashing core

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.01

Visualization

Abstract

Compact hardware architectures are proposed for the ISO/IEC 10118-3 standard hash function Whirlpool. In order to reduce the circuit area, the 512-bit function block ρ [k ] for the main datapath is divided into smaller sub-blocks with 256-, 128-, or 64-bit buses, and the sub-blocks are used iteratively. Six architectures are designed by combining the three different datapath widths and two data scheduling techniques: interleave and pipeline. The six architectures in conjunction with three different types of S-box were synthesized using a 90-nm CMOS standard cell library, with two optimization options: size and speed. A total of 18 implementations were obtained, and their performances were compared with conventional designs using the same standard cell library. The highest hardware efficiency (defined by throughput per gate) of 372.3 Kbps/gate was achieved by the proposed pipeline architecture with the 256-bit datapath optimized for speed. The interleaved architecture with the 64-bit datapath optimized for size showed the smallest size of 13.6 Kgates, which requires only 46% of the resources of the conventional compact architecture.