A compact FPGA implementation of the hash function whirlpool

  • Authors:
  • Norbert Pramstaller;Christian Rechberger;Vincent Rijmen

  • Affiliations:
  • Graz University of Technology, Austria;Graz University of Technology, Austria;Graz University of Technology, Austria

  • Venue:
  • Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

Recent breakthroughs in cryptanalysis of standard hash functions like SHA-1 and MD5 raise the need for alternatives. A credible alternative to for instance SHA-1 or the SHA-2 family of hash functions is Whirlpool. Whirlpool is a hash function that has been evaluated and approved by NESSIE and is standardized by ISO/IEC. To the best of our knowledge only one FPGA implementation of Whirlpool has been published to date. This implementation is designed for high throughput rates requiring a considerable amount of hardware resources. In this article we present a compact hardware implementation of the hash function Whirlpool. The proposed architecture uses an innovative state representation that makes it possible to reduce the required hardware resources remarkably. The complete implementation requires 1456 CLB-slices and, most notably, no block RAMs.