A Mapping Framework Based on Packing for Design Space Exploration of Heterogeneous MPSoCs

Authors:
Bastian Ristau;Torsten Limberg;Gerhard Fettweis
Affiliations:
TU Dresden, Vodafone Chair Mobile Communications Systems, Dresden, Germany 01062;TU Dresden, Vodafone Chair Mobile Communications Systems, Dresden, Germany 01062;TU Dresden, Vodafone Chair Mobile Communications Systems, Dresden, Germany 01062
Venue:
Journal of Signal Processing Systems
Year:
2009

Citing 12
Cited 0

Efficiently computing static single assignment form and the control dependence graph

ACM Transactions on Programming Languages and Systems (TOPLAS)
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)
MILAN: A Model Based Integrated Simulation Framework for Design of Embedded Systems

OM '01 Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems
An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
A multiobjective optimization model for exploring multiprocessor mappings of process networks

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A software framework for efficient system-level performance evaluation of embedded systems

Proceedings of the 2003 ACM symposium on Applied computing
Translating affine nested-loop programs to process networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Model-Based Exploration of the Design Space for Heterogeneous Systems on Chip

Journal of VLSI Signal Processing Systems
A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels

IEEE Transactions on Computers
A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study

Proceedings of the conference on Design, automation and test in Europe: Proceedings
CellSs: a programming model for the cell BE architecture

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
An optimization methodology for memory allocation and task scheduling in socs via linear programming

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The computational demand of signal processing algorithms is rising continuously. Heterogeneous embedded multiprocessor systems-on-chips are one solution to satisfy this demand. But to be able to take advantage of these systems, new strategies are required to map applications to such a system and to evaluate the systems performance at a very early design stage. We will present a framework for static, analytical, bottom-up temporal and spatial mapping of applications to MPSoCs based on packing. This mapping framework allows easy performance evaluation and design space exploration of heterogeneous systems on chip.