The SimpleScalar tool set, version 2.0
ACM SIGARCH Computer Architecture News
An Introduction to Genetic Algorithms
An Introduction to Genetic Algorithms
ACM Transactions on Embedded Computing Systems (TECS)
Cache Configuration Exploration on Prototyping Platforms
RSP '03 Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03)
Automatic Tuning of Two-Level Caches to Embedded Applications
Proceedings of the conference on Design, automation and test in Europe - Volume 1
MiBench: A free, commercially representative embedded benchmark suite
WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Heuristic for two-level cache hierarchy exploration considering energy consumption and performance
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Hi-index | 0.00 |
In this paper we propose a hybrid methodology for tuning both instruction and data cache configurations in a two-level memory hierarchy. The method aims to minimize energy consumption without compromise the performance. It combines two optimization mechanisms in order improve energy and performance results without increasing the configuration space. Experiments based on simulations were performed for 12 applications from the Mibench suite benchmark and the proposed methodology achieved better efficiency in 60% of the evaluated cases compared with existing heuristics.