Temperature reduction analysis in Sentry Tag cache systems

Authors:
Mostafa Farahani;Amirali Baniasadi
Affiliations:
Institute for Research in Fundamental Sciences (IPM), Tehran, Iran and Shahid Beheshti University, Tehran, Iran;Institute for Research in Fundamental Sciences (IPM), Tehran, Iran and University of Victoria, Victoria, British Columbia, Canada
Venue:
Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture
Year:
2009

Citing 10
Cited 0

Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Sentry tag: an efficient filter scheme for low power cache

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
SH3: High Code Density, Low Power

IEEE Micro
Design Challenges of Technology Scaling

IEEE Micro
Dynamic Thermal Management for High-Performance Microprocessors

HPCA '01 Proceedings of the 7th International Symposium on High-Performance Computer Architecture
Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Design and analysis of low-power cache using two-level filter scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Temperature-aware microarchitecture: Modeling and implementation

ACM Transactions on Architecture and Code Optimization (TACO)
Leakage current reduction in CMOS VLSI circuits by input vector control

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A way-halting cache for low-energy high-performance systems

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power and temperature management continue to impose challenging issues in high-performance processor design. Processor power density is growing and has made building efficient cooling systems expensive. While Dynamic Thermal Management (DTM) techniques aim at reducing cooling systems cost, previously suggested low-temperature design could potentially provide further temperature reductions or help DTM operate more effectively. Different processor components have different levels of impact on the overall temperature. Meantime, reducing the temperature of different processor components could result in both transient and steady temperature changes. In this paper, we study the temperature impact of exploiting Sentry Tag caches on cache temperature. We show that by using the Sentry Tag it is possible to reduce cache temperature effectively. In addition, we show that using Sentry Tag can impact transient temperature behavior which in turn enhances DTM efficiency.