Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems

Authors:
Yoonjin Kim;Rabi N. Mahapatra
Affiliations:
Texas A&M University, College Station, TX;Texas A&M University, College Station, TX
Venue:
Proceedings of the 46th Annual Design Automation Conference
Year:
2009

Citing 11
Cited 0

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
A decade of reconfigurable computing: a visionary retrospective

Proceedings of the conference on Design, automation and test in Europe
The Garp Architecture and C Compiler

Computer
A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Low-Power High-Performance Reconfigurable Computing Cache Architectures

IEEE Transactions on Computers
Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Speedups in embedded systems with a high-performance coprocessor datapath

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Mapping control-intensive video kernels onto a coarse-grain reconfigurable architecture: the H.264/AVC deblocking filter

Proceedings of the conference on Design, automation and test in Europe
An energy-efficient reconfigurable baseband processor for wireless communications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of a HW/SW communication infrastructure for a heterogeneous reconfigurable processor

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Coarse-grained reconfigurable architecture (CGRA) based embedded system aims at achieving high system performance with sufficient flexibility to map variety of applications. However, significant area and power consumption in the arrays prohibits its competitive advantage to be used as a processing core. In this work, we propose hierarchical reconfigurable computing array architecture to reduce power/area and enhance performance in configurable embedded system. The CGRA-based embedded systems that consist of hierarchical configurable computing arrays with varying size and communication speed were examined for multimedia and other applications. Experimental results show that the proposed approach reduces on-chip area by 22%, execution time by up to 72% and reduces power consumption by up to 55% when compared with the conventional CGRA-based architectures.