Wire cost and communication analysis of self-assembled interconnect models for Networks-on-Chip

Authors:
Christof Teuscher;Neha Parashar;Mrugesh Mote;Nolan Hergert;Jonathan Aherne
Affiliations:
Portland State University, Portland, OR;Portland State University, Portland, OR;Portland State University, Portland, OR;Carnegie Mellon University, Pittsburgh, PA;Portland State University, Portland, OR
Venue:
Proceedings of the 2nd International Workshop on Network on Chip Architectures
Year:
2009

Citing 11
Cited 0

New Frontiers: Self-Assembly and Nanoelectronics

Computer
Adaptive Selection Methods for Genetic Algorithms

Proceedings of the 1st International Conference on Genetic Algorithms
Interconnect Opportunities for Gigascale Integration

IEEE Micro
Introduction to Evolutionary Computing

Introduction to Evolutionary Computing
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Are carbon nanotubes the future of VLSI interconnections?

Proceedings of the 43rd annual Design Automation Conference
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
You can get there from here: connectivity of random graphs on grids

Proceedings of the 44th annual Design Automation Conference
Assessing random dynamical network architectures for nanoelectronics

NANOARCH '08 Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures
Nanocell logic gates for molecular computing

IEEE Transactions on Nanotechnology
Integrating nanowires with substrates using directed assembly and nanoscale soldering

IEEE Transactions on Nanotechnology

Quantified Score

Hi-index	0.00

Visualization

Abstract

Building complex interconnect networks in a bottom-up way, for example by using self-assembling techniques, represents an ultimate challenge for building large-scale emerging computing devices. Due do the general lack of precise control over many self-assembling techniques, such interconnects are expected to be largely unstructured. In this paper we introduce two simple wire growth models for non-classical self-assembled network topologies. The models generate different unstructured and physically plausible network topologies. We then investigate the design trade-offs of such interconnect networks within a network-on-chip (NoC) simulation framework. In particular, we analyze the network's wiring cost and the communication properties by varying the framework's parameters. Our primary goal is to (1) investigate and understand the characteristics of such self-assembled networks and (2) to ultimately use these insights to tune experimental self-assembly process parameters. The quantitative simulation results show that unstructured NoC topologies obtained by the growth models show specific wire-length distributions that are beneficial for the communication and minimize the wiring cost. To support this result, we have also used an evolutionary optimization framework for the evolution of NoC topologies under given cost and communication requirements. Our results and the evaluation framework have implications for the design of interconnect architectures.