Architectures and routing schemes for optical network-on-chips

Authors:
Lei Zhang;Mei Yang;Yingtao Jiang;Emma Regentova
Affiliations:
Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV 89154, USA;Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV 89154, USA;Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV 89154, USA;Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV 89154, USA
Venue:
Computers and Electrical Engineering
Year:
2009

Citing 8
Cited 2

Networks on Chips: A New SoC Paradigm

Computer
Optical solutions for system-level interconnect

Proceedings of the 2004 international workshop on System level interconnect prediction
Design and Behavioral Modeling Tools for Optical Network-on-Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Predictions of CMOS compatible on-chip optical interconnect

Proceedings of the 2005 international workshop on System level interconnect prediction
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

ITCC '05 Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II - Volume 02
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
System level assessment of an optical NoC in an MPSoC platform

Proceedings of the conference on Design, automation and test in Europe
Photonic NoC for DMA Communications in Chip Multiprocessors

HOTI '07 Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects

Packet switching optical network-on-chip architectures

Computers and Electrical Engineering
Providing multiple hard latency and throughput guarantees for packet switching networks on chip

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

As indicated in the latest version of ITRS roadmap, optical wiring is a viable interconnect technology for future SoC/SiC/SiP designs that can provide broad band data transfer rates unmatchable by the existing metal/low-k dielectric interconnects. In this paper, we present an interconnection architecture, referred as the wavelength routed optical network (WRON), suitable to build on-chip optical micro-networks. The routing scheme for WRON, using any two of the three routing parameters (the source node address, the destination node address, and the routing wavelength), is generalized in this paper. With WRON as the primitive platform, we further propose a new recursive architecture, the recursive wavelength routed optical network (RCWRON), and it serves as the basis of a redundant architecture, the redundant wavelength routed optical network (RDWRON). The routing schemes for RCWRON and RDWRON are also detailed in this paper.