Parallel simulation of chip-multiprocessor by using multi-threading

Authors:
Ya-shuai Lü;Li Shen;Zhi-ying Wang;Kui Dai
Affiliations:
National University of Defense Technology;National University of Defense Technology;National University of Defense Technology;National University of Defense Technology
Venue:
AsiaMS '07 Proceedings of the IASTED Asian Conference on Modelling and Simulation
Year:
2007

Citing 6
Cited 0

Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator

IEEE Concurrency
Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Parallel simulation of chip-multiprocessor architectures

ACM Transactions on Modeling and Computer Simulation (TOMACS)
Transport-Triggering versus Operation-Triggering

CC '94 Proceedings of the 5th International Conference on Compiler Construction
How to use SimPoint to pick simulation points

ACM SIGMETRICS Performance Evaluation Review - Special issue on tools for computer architecture research
An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation

IEEE Computer Architecture Letters

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-core on one chip becomes the current main trend of micro processors' architecture, and simulation plays an important role in evaluating new processor architectures. Traditional ways of sequential simulation for chip-multiprocessor (CMP) require lots of simulation time which can't be afford during processor design phase. Therefore, exploiting parallelism is necessary for speeding up the multi-core processor simulation. In this paper, we present a parallel CMP simulator, which is implemented by using POSIX threads, and also present the programming methodology for converting a sequential single core simulator to a parallel CMP simulator. Furthermore, the tradeoffs in parallel simulator implementation are also discussed. The experiments are carried out on a four-CPU dual core Xeon server. Under weak consistence order model, the parallel simulator achieves a speedup of 7.2X comparing with the sequential one.