Joint design-time and post-silicon optimization for digitally tuned analog circuits

Authors:
Wei Yao;Yiyu Shi;Lei He;Sudhakar Pamarti
Affiliations:
University of California, Los Angeles, CA;University of California, Los Angeles, CA;University of California, Los Angeles, CA;University of California, Los Angeles, CA
Venue:
Proceedings of the 2009 International Conference on Computer-Aided Design
Year:
2009

Citing 5
Cited 0

Design and modeling of a 16-bit 1.5MSPS successive approximation ADC with non-binary capacitor array

Proceedings of the 13th ACM Great Lakes symposium on VLSI
Digitally Assisted Analog Integrated Circuits

Queue - DSPs
Convex Optimization

Convex Optimization
Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems

Proceedings of the 45th annual Design Automation Conference
Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness

Proceedings of the 45th annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Joint design time and post-silicon optimization for analog circuits has been an open problem in literature because of the complex nature of analog circuit modeling and optimization. In this paper we formulate the co-optimization problem for digitally tuned analog circuits to optimize the parametric yield, subject to power and area constraints. A general optimization framework combing the branch-and-bound algorithm and gradient ascent method is proposed. We demonstrate our framework with two examples in high-speed serial link, the transmitter design and the phase-locked-loop (PLL) design. Simulation results show that compared with the design heuristic from analog designers' perspective, joint design-time and post-silicon optimization can improve the yield by up to 47% for transmitter design and up to 56% for PLL design under the same area and power constraints. To the best of the authors' knowledge, this is the first in-depth study on yield-driven analog circuit design technique that optimizes post-silicon tuning together with the design-time optimization.