Architecture level design space exploration of superscalar processor for multimedia applications

Authors:
Abdur Rahman M. Maud;Shahid Masud;Rehan Ahmed
Affiliations:
Department of Computer Science and Engineering, Lahore University of Management Sciences, Lahore, Pakistan;Department of Computer Science and Engineering, Lahore University of Management Sciences, Lahore, Pakistan;Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison
Venue:
SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems
Year:
2009

Citing 11
Cited 0

System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Energy-driven integrated hardware-software optimizations using SimplePower

Proceedings of the 27th annual international symposium on Computer architecture
Optimization of high-performance superscalar architectures for energy efficiency

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
Design and analysis of low-power cache using two-level filter scheme

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power-Aware Branch Prediction: Characterization and Design

IEEE Transactions on Computers
Circuit and microarchitectural techniques for reducing cache leakage power

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations

IEEE Transactions on Computers
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Superscalar architecture design for high performance DSP operations

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a variant of simulated annealing optimization has been used to derive a power efficient general purpose superscalar processor based on ARM Instruction Set Architecture. SimpleScalar architecture toolset in tandem with power estimation extension Wattch has been used for design space exploration. The use of common open source tools and models makes it easy to adapt the technique for other applications and architectures. MPEG2 decoder of the MPEG Software Simulation Group along with MP3 and JPEG decoders of MiBench Benchmark suite have been used to guide the architecture exploration. The optimization achieves an improvement in power of up to 50% for MPEG and JPEG decoders. The low transistor count and the ability of the optimum configuration to support complex real time multimedia standards makes it suitable for emerging handheld devices.