A zero-skew clock routing scheme for VLSI circuits

Authors:
Y.-M. Li;M. A. Jabri
Affiliations:
-;-
Venue:
ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Year:
1992

Citing 0
Cited 3

Automatic clock tree generation in ASIC designs

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Retiming: Theory and practice

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract