The architecture and preliminary evaluation results of the experimental parallel inference machine PIM-D

Authors:
N. Ito;M. Sato;E. Kuno;K. Rokusawa
Affiliations:
OKI Electric Industry Co., Ltd.;Institute for New Generation Computer Technology, 1-4-28 Mita, Minato-ku, Tokyo, Japan;Oki Electric Industry Co., 4-10-12 Shibaura, Minato-ku, Tokyo, Japan;ICOT
Venue:
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Year:
1986

Citing 5
Cited 6

The dataflow-based parallel inference machine to support two basic languages in KL1

Proc. of the IFIP TC 10 working conference on Fifth generation computer architectures
A Discipline of Programming

A Discipline of Programming
A preliminary architecture for a basic data-flow processor

ISCA '75 Proceedings of the 2nd annual symposium on Computer architecture
A critique of multiprocessing von Neumann style

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A critique of multiprocessing von Neumann style

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture

Dataflow machine architecture

ACM Computing Surveys (CSUR)
Dataflow Computing Models, Languages, and Machines for Intelligence Computations

IEEE Transactions on Software Engineering - Special Issue on Artificial Intelligence in Software Applications
Vectorization techniques for prolog

ICS '88 Proceedings of the 2nd international conference on Supercomputing
Evaluating parallel logic programming systems on scalable multiprocessors

PASCO '97 Proceedings of the second international symposium on Parallel symbolic computation
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research

Quantified Score

Hi-index	0.00

Visualization

Abstract

A parallel inference machine based on the dataflow model and the mechanisms to support two types of logic programming languages are presented. The machine is constructed from multiple processing elements and structure memories interconnected through a low-latency hierarchical network. The preliminary evaluation results of the experimental machine are also presented. The evaluation results show that the machine can exploit parallelism in programs.