Reconfigurable architecture of systolic array processors for real time remote sensing image enhancement/reconstruction

Authors:
A. Castillo Atoche;D. Torres Roman;Y. Shkvarko
Affiliations:
Department of Telecommunications, CINVESTAV del IPN, Unidad Guadalajara, Zapopan, Jalisco, Mexico and Department of Mechatronics, Autonomous University of Yucatan, Merida, Yucatan, Mexico;Department of Telecommunications, CINVESTAV del IPN, Unidad Guadalajara, Zapopan, Jalisco, Mexico;Department of Telecommunications, CINVESTAV del IPN, Unidad Guadalajara, Zapopan, Jalisco, Mexico
Venue:
WSEAS Transactions on Signal Processing
Year:
2009

Citing 7
Cited 0

VLSI array processors

VLSI array processors
PAM-Blox: High Performance FPGA Design for Adaptive Computing

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
A matrix product accelerator for field programmable systems on chip

Microprocessors & Microsystems
Object detection and segmentation algorithm implemented on a reconfigurable embedded platform based FPGA

WSEAS Transactions on Signal Processing
Modular design and implementation of FPGA-based tap-selective maximum-likelihood channel estimator

WSEAS Transactions on Signal Processing
Noisy image restoration based on boundary resetting BDND and median filtering with smallest window

WSEAS Transactions on Signal Processing
Synthesis of a unidirectional systolic array for matrix-vector multiplication

Mathematical and Computer Modelling: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper present an analysis of the method for the evaluation of quality of the images from the video signal. The results are based on the simulation of the human perception. The device used for the evaluation is a TEKTRONIX PQA500 Picture Quality ...