Modular design and implementation of FPGA-based tap-selective maximum-likelihood channel estimator

Authors:
Jeng-Kuang Hwang;Yuan-Ping Li
Affiliations:
Department of Communication Engineering, Yuan-Ze University, Chungli City, Taiwan;Department of Electrical Engineering, Yuan-Ze University, Chungli City, Taiwan
Venue:
WSEAS Transactions on Signal Processing
Year:
2008

Citing 7
Cited 2

Expanding the Range of Convergence of the CORDIC Algorithm

IEEE Transactions on Computers
A combined detection-estimation algorithm for the harmonic-retrieval problem

Signal Processing
A survey of CORDIC algorithms for FPGA based computers

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
Wireless Communications: Principles and Practice

Wireless Communications: Principles and Practice
Hardware Designs for Exactly Rounded Elementary Functions

IEEE Transactions on Computers
Optimizing Hardware Function Evaluation

IEEE Transactions on Computers
An FPGA Parallel Sorting Architecture for the Burrows Wheeler Transform

RECONFIG '05 Proceedings of the 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05) on Reconfigurable Computing and FPGAs

Parallel architecture for the solution of linear equations systems based on division free Gaussian elimination method implemented in FPGA

WSEAS Transactions on Circuits and Systems
Reconfigurable architecture of systolic array processors for real time remote sensing image enhancement/reconstruction

WSEAS Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The modular design of the optimal tap-selective maximum-likelihood (TSML) channel estimator based on field-programmable gate array (FPGA) technology is studied. A novel range reduction algorithm is included in the natural logarithmic function (NLF) emulator based on the coordinate rotation digital computer (CORDIC) methodology and is integrated into the TSML channel estimator system. The low-complexity TSML algorithm, which is employed for sparse multipath channel estimation, is proposed for long-range broadband block transmission systems. Furthermore, the proposed range reduction algorithm aims to solve the limited interval problem in the CORDIC algorithm base on Xilinx's SG platforms. The modular approach facilitates the reuse of modules.