A survey of CORDIC algorithms for FPGA based computers

Authors:
Ray Andraka
Affiliations:
Andraka Consulting Group, Inc., 16 Arcadia Drive, North Kingstown, RI
Venue:
FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
Year:
1998

Citing 3
Cited 71

Computing Functions cos/sup -1/ and sin/sup -1/ Using CORDIC

IEEE Transactions on Computers
An Angle Recording Method for CORDIC Algorithm Implementation

IEEE Transactions on Computers
The CORDIC Algorithm: New Results for Fast VLSI Implementation

IEEE Transactions on Computers

Application of Reconfigurable CORDIC Architectures

Journal of VLSI Signal Processing Systems - Special issue on VLSI on custom computing technology
Evaluation of CORDIC Algorithms for FPGA Design

Journal of VLSI Signal Processing Systems
Parameterized Function Evaluation for FPGAs

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
High Performance Quadrature Digital Mixers for FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Parameterized High Throughput Function Evaluation for FPGAs

Journal of VLSI Signal Processing Systems
GigaOp DSP on FPGA

Journal of VLSI Signal Processing Systems
MATLAB/Simulink Based Hardware/Software Co-Simulation for Designing Using FPGA Configured Soft Processors

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
A Cordic-Based Processor Extension for Scalar and Vector Processing

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 13 - Volume 14
Efficient fingerprint-based user authentication for embedded systems

Proceedings of the 42nd annual Design Automation Conference
Précis: A Usercentric Word-Length Optimization Tool

IEEE Design & Test
A spectral estimation toolkit for Java applications

Science of Computer Programming - Special issue on principles and practice of programming in java (PPPJ 2003)
Optimizing Hardware Function Evaluation

IEEE Transactions on Computers
Programmable numerical function generators based on quadratic approximation: architecture and synthesis method

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Reconfigurable hardware implementation of a phase-correlation stereoalgorithm

Machine Vision and Applications
FPGA-based tool path computation: an application for shoe last machining on CNC lathes

Computers in Industry
Design space exploration using arithmetic-level hardware--software cosimulation for configurable multiprocessor platforms

ACM Transactions on Embedded Computing Systems (TECS)
An improved algorithm for assessing the overall quantisation error in FPGA based CORDIC systems computing a vector magnitude

Microprocessors & Microsystems
Numerical Function Generators Using LUT Cascades

IEEE Transactions on Computers
Digital PM demodulator for brazilian data collecting system

Proceedings of the 20th annual conference on Integrated circuits and systems design
Design of low-cost FPGA hardware for real-time ICA-based blind source separation algorithm

EURASIP Journal on Applied Signal Processing
Rapid energy estimation for hardware-software codesign using FPGAs

EURASIP Journal on Embedded Systems
Using the nonparametric curve generator algorithm in H/W acceleration solutions

ICC'07 Proceedings of the 11th Conference on Proceedings of the 11th WSEAS International Conference on Circuits - Volume 11
OpenFPGA CoreLib core library interoperability effort

Parallel Computing
Performance of two simple recursive multiple frequency estimators in additive, multiplicative and colored noise

Signal Processing
Efficient Mapping of CORDIC Algorithm for OFDM-Based WLAN

Journal of Signal Processing Systems
Optimal power and noise allocation for analog and digital sections of a low power radio receiver

Proceedings of the 13th international symposium on Low power electronics and design
A Parallel Hardware Architecture for Image Feature Detection

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Hybrid-Mode Floating-Point FPGA CORDIC Co-processor

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
FPGA-based System for Real-Time Video Texture Analysis

Journal of Signal Processing Systems
Performance analysis of direct digital synthesizer architecture with amplitude sequencing

WSEAS Transactions on Circuits and Systems
FPGA implementation of the curve generator algorithm for H/W acceleration applications

WSEAS Transactions on Circuits and Systems
Modular design and implementation of FPGA-based tap-selective maximum-likelihood channel estimator

WSEAS Transactions on Signal Processing
Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A Parallel Double-Step CORDIC Algorithm for Digital Down Converter

CNSR '09 Proceedings of the 2009 Seventh Annual Communication Networks and Services Research Conference
FPGA implementation of image morphological decomposition with reconstruction

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits
Parameterizable floating-point library for arithmetic operations in FPGAs

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Exploiting inherent parallelisms for accelerating linear Hough transform

IEEE Transactions on Image Processing
Performance of the CORDIC algorithm in I-Q modulators

CSN '07 Proceedings of the Sixth IASTED International Conference on Communication Systems and Networks
Design Space Exploration for an ASIP/Co-Processor Architecture used in GNSS Receivers

Journal of Signal Processing Systems
FPGA-based tool path computation

Computers in Industry
FPGA Implementation of Support Vector Machines for 3D Object Identification

ICANN '09 Proceedings of the 19th International Conference on Artificial Neural Networks: Part I
Real-time FPGA implementation of Hough Transform using gradient and CORDIC algorithm

Image and Vision Computing
An improved division algorithm with a small lookup table and its implementation

ASID'09 Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication
All digital-quadrature-modulator based wideband wireless transmitters

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Power-aware acoustic processing

IPSN'03 Proceedings of the 2nd international conference on Information processing in sensor networks
Low latency 2D position estimation with a line scan camera for visual servoing

ACIVS'07 Proceedings of the 9th international conference on Advanced concepts for intelligent vision systems
Computation error analysis in digital signal processing systems with overscaled supply voltage

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A unified architecture for efficient data and non-data aided frequency estimation for FPGA implementation and application to satellite communications

WTS'10 Proceedings of the 9th conference on Wireless telecommunications symposium
CORDIC instruction set extensions for matrix decompositions on software defined radio processors

Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core SoCs

Microprocessors & Microsystems
CORDIC architectures: a survey

VLSI Design
A MIMO-OFDM testbed, channel measurements, and system considerations for outdoor-indoor wimax

EURASIP Journal on Wireless Communications and Networking - Special issue on simulators and experimental testbeds design and development for wireless networks
Energy-efficient specialization of functional units in a coarse-grained reconfigurable array

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
An Output Response Analyzer Circuit for ADC Built-in Self-Test

Journal of Electronic Testing: Theory and Applications
CORDIC instructions for LDPC decoding on SDR platforms

Analog Integrated Circuits and Signal Processing
Mobile satellite reception with a virtual satellite dish based on a reconfigurable multi-processor architecture

Microprocessors & Microsystems
Improvement of image transform calculation based on a weighted primitive

ICIAR'06 Proceedings of the Third international conference on Image Analysis and Recognition - Volume Part I
FPGA implementation and testing of a 128 FFT for a MB-OFDM receiver

Analog Integrated Circuits and Signal Processing
Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm

Journal of Signal Processing Systems
Mathematical model of stored logic based computation

Mathematical and Computer Modelling: An International Journal
Towards an FPGA implementation and performance evaluation of a digital carrier synchronizer with a portable emulation environment

International Journal of Computer Applications in Technology
On a wideband fast fourier transform using piecewise linear approximations: application to a radio telescope spectrometer

ICA3PP'12 Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I
Leading One Detection Hyperbolic CORDIC with Enhanced Range of Convergence

Journal of Signal Processing Systems
Accelerating the distance transform

Proceedings of the 27th Conference on Image and Vision Computing New Zealand
Instruction Set Extensions for Matrix Decompositions on Software Defined Radio Architectures

Journal of Signal Processing Systems
On a wideband fast fourier transform for a radio telescope

ACM SIGARCH Computer Architecture News - ACM SIGARCH Computer Architecture News/HEART '12
An algorithm for parallel calculation of trigonometric functions

Proceedings of the ACM International Conference on Computing Frontiers
Resource-efficient FPGA architecture and implementation of hough transform

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design optimization of the quantization and a pipelined 2D-DCT for real-time applications

Multimedia Tools and Applications
FPGA control implementation of a grid-connected current-controlled voltage-source inverter

Journal of Control Science and Engineering

Quantified Score

Hi-index	0.01

Visualization

Abstract

The current trend back toward hardware intensive signal processing has uncovered a relative lack of understanding of hardware signal processing architectures. Many hardware efficient algorithms exist, but these are generally not well known due to the dominance of software systems over the past quarter century. Among these algorithms is a set of shift-add algorithms collectively known as CORDIC for computing a wide range of functions including certain trigonometric, hyperbolic, linear and logarithmic functions. While there are numerous articles covering various aspects of CORDIC algorithms, very few survey more than one or two, and even fewer concentrate on implementation in FPGAs. This paper attempts to survey commonly used functions that may be accomplished using a CORDIC architecture, explain how the algorithms work, and explore implementation specific to FPGAs.