An improved division algorithm with a small lookup table and its implementation

Authors:
Lingyu Chen;Qi Yang;Jianghong Shi
Affiliations:
Information Science and Technology College, Xiamen University, Xiamen, China;Information Science and Technology College, Xiamen University, Xiamen, China;Information Science and Technology College, Xiamen University, Xiamen, China
Venue:
ASID'09 Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication
Year:
2009

Citing 5
Cited 0

Design Issues in Division and Other Floating-Point Operations

IEEE Transactions on Computers
Division Algorithms and Implementations

IEEE Transactions on Computers
A survey of CORDIC algorithms for FPGA based computers

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
SRT Division Architectures and Implementations

ARITH '97 Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97)
Implementation of a Channel Equalizer for OFDM Wireless LANs

RSP '04 Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an improved Hung's division algorithm, which can produce results with very low latency. In our method, a computing error bound is given, and a set of the optimum design parameters is provided. According to our design approach, hardware scale is significantly reduced, comparing with the original method. Our algorithm has been implemented on Xilinx FPGA, as kernel of channel estimator in an OFDM receiver. The results of hardware simulation show that the divider error, which is well controlled by our error bounds, satisfies our design requirements.