CORDIC instructions for LDPC decoding on SDR platforms

  • Authors:
  • Murugappan Senthilvelan;Meng Yu;Daniel Iancu;Mihai Sima;Michael Schulte

  • Affiliations:
  • Optimum Semiconductor Technologies, Inc., NY, USA and Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, USA;Optimum Semiconductor Technologies, Inc., NY, USA;Optimum Semiconductor Technologies, Inc., NY, USA and Tampere University of Technology, Tampere, Finland 33720;Department of Electrical and Computer Engineering, University of Victoria, Victoria, Canada;Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, USA and Advanced Micro Devices, Inc., AMD Research, Austin, USA

  • Venue:
  • Analog Integrated Circuits and Signal Processing
  • Year:
  • 2011

Quantified Score

Hi-index 0.00

Visualization

Abstract

Wireless protocols strive to increase spectral efficiency and achieve high data throughput. Low-density parity-check (LDPC) codes are advanced forward error correction (FEC) codes that use iterative decoding techniques to achieve close to the Shannon capacity. Due to their superior performance, state-of-art wireless protocols, such as WiMAX and LTE Advanced, are adopting LDPC codes. LDPC codes come with the high cost of drastically increased computational effort for decoding. Among the proposed decoding algorithms, the belief propagation (BP) algorithm leads to a good approximation of an optimal decoder; however, it uses compute-intensive hyperbolic trigonometric functions. To reduce the computational complexity, typical LDPC decoder implementations use simplified algorithms, such as the min-sum algorithm, at the expense of reduced signal processing performance. Efficient and accurate methods to compute hyperbolic trigonometric functions can facilitate the use of the BP algorithm in real-time LDPC decoder implementations. This paper investigates hyperbolic COordinate Rotation DIgital Computer (CORDIC) instruction set architecture (ISA) extensions for software-defined radio (SDR) processors to compute the hyperbolic trigonometric functions for LDPC decoding efficiently. The CORDIC ISA extensions are evaluated on the low-power multi-threaded Sandbridge Sandblaster驴 SB3000 platform. The computational performance, numerical accuracy, hardware estimates, power consumption estimates, and memory requirements with the CORDIC ISA extensions are compared to a baseline implementation without these extensions on the SB3000.