Prototype design of cluster-based homogeneous multiprocessor system-on-chip

Authors:
Luo-Feng Geng;Duo-Li Zhang;Ming-Lun Gao;Ying-Chun Chen;Gao-Ming Du
Affiliations:
Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China;Institute of VLSI Design, Hefei University of Technology, Hefei, China
Venue:
ASID'09 Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communication
Year:
2009

Citing 7
Cited 1

Parallelism and the ARM Instruction Set Architecture

Computer
Cell Multiprocessor Communication Network: Built for Speed

IEEE Micro
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
HW-SW emulation framework for temperature-aware design in MPSoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
On-Chip Interconnection Architecture of the Tile Processor

IEEE Micro
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Multiprocessor System-on-Chip (MPSoC) Technology

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Supporting OpenMP on a multi-cluster embedded MPSoC

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Multiprocessor System-on-Chip (MPSoC) is a promising solution for future complex computer and embedded systems. And, the Network-on-Chip (NoC) has been proposed as the future on-chip interconnection. Whereas, the NoCs bring more challenge on parallel programming and synchronization of different processor cores. This paper proposes a new cluster-based homogeneous MPSoC architecture, which adopts the hybrid interconnection composed of both bus-based and NoC architecture. This architecture has been implemented as a prototype by FPGA device, which integrates 17 processor cores. The performances of this prototype are evaluated under two real applications, matrix chain multiplication and JPEG picture decoding. The speedup ratio of this prototype is up to 15.850.