A floating-point advanced cordic processor
Journal of VLSI Signal Processing Systems
IEEE Transactions on Parallel and Distributed Systems
High-Radix Logarithm with Selection by Rounding
ASAP '02 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors
CMOS VLSI Implementation of a Low-Power Logarithmic Converter
IEEE Transactions on Computers
High-Throughput CORDIC-Based Geometry Operations for 3D Computer Graphics
IEEE Transactions on Computers
Parameterized floating-point logarithm and exponential functions for FPGAs
Microprocessors & Microsystems
IEEE Transactions on Computers
A unified algorithm for elementary functions
AFIPS '71 (Spring) Proceedings of the May 18-20, 1971, spring joint computer conference
ACIVS'06 Proceedings of the 8th international conference on Advanced Concepts For Intelligent Vision Systems
Computer-aided tumor detection in endoscopic video using color wavelet features
IEEE Transactions on Information Technology in Biomedicine
Hi-index | 0.00 |
This paper presents ALA (Adaptable Logarithm Approximation), a novel hardware architecture for the approximation of the base-2 logarithm of integers at an arbitrary accuracy, suitable for fast and area-efficient FPGA implementation. It is based on a piecewise linear approximation methodology, implemented so that an arbitrary number of linear segments approximate the logarithm function. The achieved approximation accuracy depends on the number of segments used, which also affects the size of a ROM used for storing the parameters that control the computation. The implementation of the ROM using an FPGA BlockRAM allows the parameters to be updated without reconfiguration of the FPGA core. This provides the considerable advantage of data set adaptability to the proposed architecture over the other relevant architectures, as the parameters can be easily updated to minimize the approximation error for different data sets. Both real and synthetic datasets have been used for evaluation purposes. The results show that ALA adapts well to all data sets used and requires significantly less FPGA slices than the CORDIC architecture to achieve the same or higher approximation accuracy. Moreover, it provides a throughput of one result per cycle and up to four times lower latency than the CORDIC core.