Minimizing area costs in GPS applications on a programmable DSP by code compression

Authors:
Piia Saastamoinen;Jari Nurmi;Ilkka Saastamoinen;Mikko Laiho
Affiliations:
Tampere University of Technology, Department of Computer Systems, Tampere, Finland;Tampere University of Technology, Department of Computer Systems, Tampere, Finland;Atheros Communications, Tampere, Finland;Atheros Communications, Tampere, Finland
Venue:
SOC'09 Proceedings of the 11th international conference on System-on-chip
Year:
2009

Citing 5
Cited 0

Executing compressed programs on an embedded RISC architecture

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Code compression for low power embedded system design

Proceedings of the 37th Annual Design Automation Conference
Cached-code compression for energy minimization in embedded processors

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Design of an one-cycle decompression hardware for performance increase in embedded systems

Proceedings of the 39th annual Design Automation Conference
Profile-Driven Selective Code Compression

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Quantified Score

Hi-index	0.00

Visualization

Abstract

The amount of applications requiring personal satellite based navigation is growing rapidly at the moment Complexity of the GPS (Global Positioning System) navigation algorithms and thus the memory requirements for the systems are growing at the same pace as the demands from customers. The large program memory footprint can be efficiently reduced by code compression. In this paper we describe in detail the analysis and compression procedures of typical GPS functions, as well as the on-chip decompression flow. For the GPS functions, our compression scheme achieves compression ratio of 55% at best.