Automated instrumentation of FPGA-based systems for system-level transaction monitoring

Authors:
Paul E. McKechnie;Michaela Blott;Wim A. Vanderbauwhede
Affiliations:
Institute for System Level Integration, Livingston, Scotland and Xilinx, Dublin, Ireland;Xilinx, Dublin, Ireland;Department of Computing Science, University of Glasgow, Glasgow, Scotland
Venue:
SOC'09 Proceedings of the 11th international conference on System-on-chip
Year:
2009

Citing 5
Cited 0

Automating the Design of SOCs Using Cores

IEEE Design & Test
Logical hardware debuggers for fpga-based systems

Logical hardware debuggers for fpga-based systems
Mapping a domain specific language to a platform FPGA

Proceedings of the 41st annual Design Automation Conference
Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring

Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems

FCCM '09 Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern FPGA-based systems are complex and difficult to verify. One approach to easing the verification problem and reducing perceived complexity is to use libraries of reusable functions. These reusable functions, known as intellectual property blocks, are commonly created as netlists or RTL components. Complex systems can be created from IP blocks by using highlevel design environments. These tools define the types and semantics of component interfaces which permit systems to be debugged using system-level transaction monitoring. However, the insertion of on-chip monitoring circuitry is a manual process in FPGA design flows. In this paper we present an algorithm which exploits the high-level design environment to permit automatic instrumentation of designs. We demonstrate that the algorithm can harness existing HDL generation techniques and reduce the insertion and configuration effort required of the designer.