High speed, high resolution and low power approaches for SAR A/D converter

Authors:
Xingyuan Tong;Yintang Yang;Zhangming Zhu;Yan Xiao;Jianming Chen
Affiliations:
Microelectronics Institute of Xidian University, Xi'an, China;Microelectronics Institute of Xidian University, Xi'an, China;Microelectronics Institute of Xidian University, Xi'an, China;Semiconductor Manufacturing International Corporation, Shanghai, China;Semiconductor Manufacturing International Corporation, Shanghai, China
Venue:
WiCOM'09 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing
Year:
2009

Citing 4
Cited 1

A Low Energy Two-Step Successive Approximation Algorithm for ADC Design

ISQED '08 Proceedings of the 9th international symposium on Quality Electronic Design
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
A Novel R-C Combination Based Pseudo-differential SAR A/D Converter in 90nm CMOS Process

PACCS '09 Proceedings of the 2009 Pacific-Asia Conference on Circuits, Communications and Systems
Low-power Capacitor Arrays for Charge Redistribution SAR A-D Converter in 65nm CMOS

PACCS '09 Proceedings of the 2009 Pacific-Asia Conference on Circuits, Communications and Systems

Novel hybrid D/A structures for high-resolution SAR ADCs-analysis, modeling and realization

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Through the review and analysis of traditional and some recently reported conversion methods in SAR A/D converters, high speed, high resolution and low power approaches for SAR A/D converter are discussed. Based on SMIC 65nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design challenges and considerations of high speed SAR A/D converter are presented. Moreover, C-R combination based high resolution approach is discussed. Finally, a novel R-C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90nm CMOS process.