Delay and power management of voltage-scaled repeater driven long interconnects

Authors:
R. Chandel;S. Sarkar;R. P. Agarwal
Affiliations:
National Institute of Technology, Hamirpur, Himachal Pradesh, India;Indian Institute of Technology, Roorkee, Uttarakhand, India;Indian Institute of Technology, Roorkee, Uttarakhand, India
Venue:
International Journal of Modelling and Simulation
Year:
2007

Citing 6
Cited 0

Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exploiting the on-chip inductance in high-speed clock distribution networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Low Power Digital CMOS Design

Low Power Digital CMOS Design
CMOS Digital Integrated Circuits Analysis & Design

CMOS Digital Integrated Circuits Analysis & Design
Optimization of throughput performance for low-power VLSI interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power characteristics of inductive interconnect

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Relative performance of bivariate ranked set sampling (BVRSS), with respect to ranked set sampling (RSS) and simple random sampling (SRS), for estimating the population mean using ratio and regression methods is investigated. Properties of the proposed ...