Systematic Design of Fault-Tolerant Multiprocessors with Shared Buses
IEEE Transactions on Computers
Architecture for a non-deterministic simulation machine
Proceedings of the 30th conference on Winter simulation
A global synchronization network for a non-deterministic simulation architecture
Proceedings of the 31st conference on Winter simulation: Simulation---a bridge to the future - Volume 2
Connective Fault Tolerance in Multiple-Bus Systems
IEEE Transactions on Parallel and Distributed Systems
Parallel ray tracing on a chip
Practical parallel rendering
Using NoC routers as processing elements
Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
| Hi-index | 0.00 |