Paper: Automatic test pattern generation on parallel processors

Authors:
Sunil Arvindam;Vipin Kumar;V. Nageshwara Rao;Vineet Singh
Affiliations:
450 7th Main 2nd Cross, Hal 2 Stage, Indiranagar, Bangalore 560038, India;Computer Science Department, University of Minnesota, Minneapolis, MN 55455, USA;Department of Computer Sciences, University of Central Florida, Orlando, FL 32792, USA;MCC, 3500 West Balcones Center Drive, Austin, TX 78759, USA
Venue:
Parallel Computing
Year:
1991

Citing 19
Cited 0

Coping with anomalies in parallel branch-and-bound algorithms

IEEE Transactions on Computers - The MIT Press scientific computation series
DIB—a distributed implementation of backtracking

ACM Transactions on Programming Languages and Systems (TOPLAS)
Parallel processing of combinatorial search

Proc. of an international workshop on Parallel algorithms and architectures
A Randomized Parallel Backtracking Algorithm

IEEE Transactions on Computers
Parallel depth first search. Part I. implementation

International Journal of Parallel Programming
Parallel depth first search. Part II. analysis

International Journal of Parallel Programming
A parallel branch and bound algorithm for test generation

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Scalable parallel formulations of depth-first search

Parallel algorithms for machine intelligence and vision
Effectiveness of heuristics measures for automatic test pattern generation

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Anomalies in parallel branch-and-bound algorithms

Communications of the ACM
Superlinear Speedup in Parallel State-Space Search

Proceedings of the Eighth Conference on Foundations of Software Technology and Theoretical Computer Science
Test generation costs analysis and projections

DAC '80 Proceedings of the 17th Design Automation Conference
Polynomially Complete Fault Detection Problems

IEEE Transactions on Computers
An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits

IEEE Transactions on Computers
MANIP A Multicomputer Architecture for Solving Combinatonal Extremum-Search Problems

IEEE Transactions on Computers
A parallel searching scheme for multiprocessor systems and its application to combinatorial problems

IJCAI'79 Proceedings of the 6th international joint conference on Artificial intelligence - Volume 1
Applications of testability analysis: from ATPG to critical delay path tracing

ITC'84 Proceedings of the 1984 international test conference on The three faces of test: design, characterization, production
A parallel branch and bound algorithm for test generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Logic verification algorithms and their parallel implementation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Incomplete hypercubes are gaining increasing attention as one of the possible solutions for the limitation on the number of nodes in the hypercubes. Distributing, in which one node sends distinct messages to distinct nodes, and its reverse operation ...