Thread allocation in CMP-based multithreaded network processors

Authors:
Yi-Neng Lin;Ying-Dar Lin;Yuan-Cheng Lai
Affiliations:
Department of Computer Science, National Chiao-Tung University, Hsinchu, Taiwan;Department of Computer Science, National Chiao-Tung University, Hsinchu, Taiwan;Department of Information Management, National Taiwan University of Science and Technology, Taipei, Taiwan
Venue:
Parallel Computing
Year:
2010

Citing 19
Cited 0

Analysis of multithreaded architectures for parallel computing

SPAA '90 Proceedings of the second annual ACM symposium on Parallel algorithms and architectures
Multithreaded processor architectures

IEEE Spectrum
Coordinated allocation of memory and processors in multiprocessors

Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Efficient string matching: an aid to bibliographic search

Communications of the ACM
Challenges in Computer Architecture Evaluation

Computer
Network Systems Design Using Network Processors

Network Systems Design Using Network Processors
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
VPN Gateways over Network Processors: Implementation and Evaluation

RTAS '05 Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium
System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures

ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Theory, Volume 1, Queueing Systems

Theory, Volume 1, Queueing Systems
The RASE (Rapid, Accurate Simulation Environment) for chip multiprocessors

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Resource allocation in network processors for network intrusion prevention systems

Journal of Systems and Software
Performance of multithreaded chip multiprocessors and implications for operating system design

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
A Chip Multithreaded Processor for Network-Facing Workloads

IEEE Micro
An overview of the Sam CMT simulator kit

An overview of the Sam CMT simulator kit
CPN tools for editing, simulating, and analysing coloured Petri nets

ICATPN'03 Proceedings of the 24th international conference on Applications and theory of Petri nets
Technologies and building blocks for fast packet forwarding

IEEE Communications Magazine
Design issues for high-performance active routers

IEEE Journal on Selected Areas in Communications
DiffServ edge routers over network processors: implementation and evaluation

IEEE Network: The Magazine of Global Internetworking

Quantified Score

Hi-index	0.00

Visualization

Abstract

This work tries to derive ideas for thread allocation in CMP-based network processors performing general applications by Continuous-Time Markov Chain modeling and Petri net simulations. The concept of P-M ratio, where P and M indicate the computational and memory access overhead when processing a packet, is introduced and the relation to thread allocation is explored. Results indicate that the demand of threads in a processor diminishes rapidly as P-M ratio increases to 0.066, and decreases slowly afterwards. Observations from a certain P-M ratio can be applied to various software-hardware combinations having the same ratio.