Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

Authors:
Ines Viskic;Lochi Yu;Daniel Gajski
Affiliations:
Center for Embedded Computer Systems, Irvine, CA, USA;Center for Embedded Computer Systems, Irvine, CA, USA;Center for Embedded Computer Systems, Irvine, CA, USA
Venue:
Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Year:
2010

Citing 7
Cited 1

System Design with SystemC

System Design with SystemC
Multiprocessor SoC Platforms: A Component-Based Design Approach

IEEE Design & Test
Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing

IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
System Design Using Kahn Process Networks: The Compaan/Laura Approach

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Automatic Building of Executable Models from Abstract SoC Architectures Made of Heterogeneous Subsystems

RSP '04 Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping
Automotive Software Development for a Multi-Core System-on-a-Chip

SEAS '07 Proceedings of the 4th International Workshop on Software Engineering for Automotive Systems
Abstract, Multifaceted Modeling of Embedded Processors for System Level Design

ASP-DAC '07 Proceedings of the 2007 Asia and South Pacific Design Automation Conference

Model-driven design-space exploration for embedded systems: the octopus toolset

ISoLA'10 Proceedings of the 4th international conference on Leveraging applications of formal methods, verification, and validation - Volume Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

With increasingly more complex Multi-Processor Systems on Chip (MPSoC) and shortening time-to-market projections, Transaction Level Modeling and Platform Aware Design are seen as promising approaches to efficient MPSoC design. In this paper, we present an automatized 3-phase process of Platform Aware Design and apply it to Kahn Process Networks (KPN) applications, a widely used model of computation for data-flow applications. We start with the KPN application and an abstract platform template and automatically generate an executable TLM with estimated timing that accurately reflects the system platform. We support homogeneous and heterogeneous multi-master platform models with shared memory or direct communication paradigm. The communication in heterogeneous platform modules is enabled with the transducer unit (TX) for protocol translation. TX units also act as message routers to support Network on Chip (NoC) communication. We evaluate our approach with the case study of the H.264 Encoder design process, in which the specification compliant design was reached from the KPN application in less than 2 hours. The example demonstrates that automatic generation of platform aware TLMs enables a fast, efficient and error resilient design process.