LIRAC: using live range information to optimize memory access

Authors:
Peng Li;Dongsheng Wang;Haixia Wang;Meijuan Lu;Weimin Zheng
Affiliations:
National Laboratory for Information Science and Technology, Research Institute of Information Technology, Tsinghua University, China;National Laboratory for Information Science and Technology, Research Institute of Information Technology, Tsinghua University, China;National Laboratory for Information Science and Technology, Research Institute of Information Technology, Tsinghua University, China;National Laboratory for Information Science and Technology, Research Institute of Information Technology, Tsinghua University, China;National Laboratory for Information Science and Technology, Research Institute of Information Technology, Tsinghua University, China
Venue:
ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Year:
2007

Citing 13
Cited 0

Efficiently computing static single assignment form and the control dependence graph

ACM Transactions on Programming Languages and Systems (TOPLAS)
Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Hitting the memory wall: implications of the obvious

ACM SIGARCH Computer Architecture News
Exploiting short-lived variables in superscalar processors

Proceedings of the 28th annual international symposium on Microarchitecture
Exploiting dead value information

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Register allocation by priority-based coloring

SIGPLAN '84 Proceedings of the 1984 SIGPLAN symposium on Compiler construction
Silent Stores and Store Value Locality

IEEE Transactions on Computers
Processing in Memory: The Terasys Massively Parallel PIM Array

Computer
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
The Feasibility of Using Compression to Increase Memory System Performance

MASCOTS '94 Proceedings of the Second International Workshop on Modeling, Analysis, and Simulation On Computer and Telecommunication Systems
Isolating Short-Lived Operands for Energy Reduction

IEEE Transactions on Computers
Transactional Memory Coherence and Consistency

Proceedings of the 31st annual international symposium on Computer architecture
Power-aware compilation for register file energy reduction

International Journal of Parallel Programming - Special issue: Workshop on application specific processors (WASP)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Processor-memory wall is always the focus of computer architecture research. While existing cache architecture can significantly mitigate the gap between processor and memory, they are not very effective in certain scenarios. For example, when scratch data is cached, it is not necessary to write back modified data. However, existing cache architectures do not provide enough support in distinguishing this kind of situation. Based on this observation, we propose a novel cache architecture called LIve Range Aware Cache (LIRAC). This cache scheme can significantly reduce cache write-backs with minimal hardware support. The performance of LIRAC is evaluated using trace-driven analysis and simplescalar simulator. We used SPEC CPU 2000 benchmarks and a number of multimedia applications. Simulation results show that LIRAC can eliminate 21% cache write-backs on average and up to 85% in the best case. The idea of LIRAC can be extended and used in write buffers and CMP with transactional memory. In this paper, we also propose LIve Range Aware BUFfer (LIRABuf). Simulation results show that the improvement of LIRABuf is also significant.