Synthesis of regular expressions targeting FPGAs: current status and open issues

  • Authors:
  • João Bispo;Ioannis Sourdis;João M. P. Cardoso;Stamatis Vassiliadis

  • Affiliations:
  • IST/INESC-ID, Lisboa, Portugal;Computer Engineering, TU Delft, The Netherlands;IST/INESC-ID, Lisboa, Portugal;Computer Engineering, TU Delft, The Netherlands

  • Venue:
  • ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents an overview regarding the synthesis of regular expressions targeting FPGAs. It describes current solutions and a number of open issues. Implementation of regular expressions can be very challenging when performance is critical. Software implementations may not be able to satisfy performance requirements and thus dedicated hardware engines have to be used. In the later case, automatic synthesis tools are of paramount importance to achieve fast prototyping of regular expression engines. As a case study, experimental results are presented, for FPGA implementations of the regular expressions included in the rule-set of a Network Intrusion Detection System (NIDS), Bleeding Edge, obtained using a state-of-the-art synthesis approach.