Optimization of regular expression pattern matching circuits on FPGA

Authors:
Cheng-Hung Lin;Chih-Tsun Huang;Chang-Ping Jiang;Shih-Chieh Chang
Affiliations:
National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan;National Tsing Hua University, Hsinchu, Taiwan
Venue:
Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Year:
2006

Citing 7
Cited 20

Assisting Network Intrusion Detection with Reconfigurable Hardware

FCCM '02 Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Implementation of a Content-Scanning Module for an Internet Firewall

FCCM '03 Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Time and area efficient pattern matching on FPGAs

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Snort - Lightweight Intrusion Detection for Networks

LISA '99 Proceedings of the 13th USENIX conference on System administration
Configurable string matching hardware for speeding up intrusion detection

ACM SIGARCH Computer Architecture News - Special issue: Workshop on architectural support for security and anti-virus (WASSA)
Fast Regular Expression Matching Using FPGAs

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
A pattern matching coprocessor for network security

Proceedings of the 42nd annual Design Automation Conference

Compiling PCRE to FPGA for accelerating SNORT IDS

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
DPICO: a high speed deep packet inspection engine using compact finite automata

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
Regular Expression Matching in Reconfigurable Hardware

Journal of Signal Processing Systems
An adaptable FPGA-based system for regular expression matching

Proceedings of the conference on Design, automation and test in Europe
Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs

ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Compact architecture for high-throughput regular expression matching on FPGA

Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Regular Expression Pattern Matching Supporting Constrained Repetitions

ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Space Optimization on Counters for FPGA-Based Perl Compatible Regular Expressions

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Software toolchain for large-scale RE-NFA construction on FPGA

International Journal of Reconfigurable Computing - Special issue on selected papers from ReConFig 2008
A modular NFA architecture for regular expression matching

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Synthesis of regular expressions targeting FPGAs: current status and open issues

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications
Distributed intrusion detection with intelligent network interfaces for future networks

ICC'09 Proceedings of the 2009 IEEE international conference on Communications
Co-match: fast and efficient packet inspection for multiple flows

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
A regular expression matching circuit based on a decomposed automaton

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
PeRex: A Power Efficient FPGA-based Architecture for Regular Expression Matching

GREENCOM '11 Proceedings of the 2011 IEEE/ACM International Conference on Green Computing and Communications
String alignment pre-detection using unique subsequences for FPGA-based network intrusion detection

Computer Communications
A pipelined processor architecture for regular expression string matching

Microprocessors & Microsystems
Deep packet inspection tools and techniques in commodity platforms: Challenges and trends

Journal of Network and Computer Applications
A regular expression matching circuit: Decomposed non-deterministic realization with prefix sharing and multi-character transition

Microprocessors & Microsystems
Wild-Inspired Intrusion Detection System Framework for High Speed Networks f|p IDS Framework

International Journal of Information Security and Privacy

Quantified Score

Hi-index	0.00

Visualization

Abstract

Regular expressions are widely used in Network Intrusion Detection System (NIDS) to represent patterns of network attacks. Since traditional software-only NIDS cannot catch up to the speed advance of networks, many previous works propose hardware architectures on FPGA to accelerate attack detection. The challenge of hardware implementation is to accommodate the regular expressions to FPGAs of the large number of attacks. Although the minimization of logic equations has been studied intensively in the CAD area, the minimization of multiple regular expressions has been largely neglected. This paper presents a novel architecture allowing our algorithm to extract and share common sub-regular expressions. Experimental results show that our sharing scheme significantly reduces the area of regular expression circuits.