A parallel architecture for motion estimation and DCT computation in MPEG-2 encoder

Authors:
Jian Huang;Hao Li
Affiliations:
Department of Computer Science and Engineering, University of North Texas, Denton, Texas;Department of Computer Science and Engineering, University of North Texas, Denton, Texas
Venue:
ICA3PP'07 Proceedings of the 7th international conference on Algorithms and architectures for parallel processing
Year:
2007

Citing 8
Cited 0

VLSI array processors

VLSI array processors
A Single-Chip Multiprocessor for Multimedia: the MVP

IEEE Computer Graphics and Applications
Digital Video: An introduction to MPEG-2

Digital Video: An introduction to MPEG-2
Power and Performance Analysis of Motion Estimation Based on Hardware and Software Realizations

IEEE Transactions on Computers
Discrete Cosine Transfom

IEEE Transactions on Computers
A novel four-step search algorithm for fast block motion estimation

IEEE Transactions on Circuits and Systems for Video Technology
A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method

IEEE Transactions on Circuits and Systems for Video Technology
A fast full-search motion-estimation algorithm using representative pixels and adaptive matching scan

IEEE Transactions on Circuits and Systems for Video Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a parallel architecture that can simultaneously perform block-matching motion estimation (ME) and discrete cosine transform (DCT). Because DCT and ME are both processed block by block, it is preferable to put them in one module for resource sharing. Simulation results performed using Simulink demonstrate that the parallel fashioned architecture improves the performance in terms of running time by 18.6% compared to the conventional sequential fashioned architecture.