Implementation of Digital Electronic Arithmetics and its application in image processing

Authors:
Khader Mohammad;Sos Agaian;Fred Hudson
Affiliations:
University of Texas at San Antonio, 6900 North Loop 1604 West, San Antonio, United States;University of Texas at San Antonio, 6900 North Loop 1604 West, San Antonio, United States;University of Texas at San Antonio, 6900 North Loop 1604 West, San Antonio, United States
Venue:
Computers and Electrical Engineering
Year:
2010

Citing 7
Cited 2

Digital signal processing: efficient convolution and Fourier transform techniques

Digital signal processing: efficient convolution and Fourier transform techniques
Background subtraction based on logarithmic intensities

Pattern Recognition Letters
Vision: A Computational Investigation into the Human Representation and Processing of Visual Information

Vision: A Computational Investigation into the Human Representation and Processing of Visual Information
HD/SHD still image database system and image distribution in broadband network applications

Computers and Electrical Engineering
Technical Communication: A fast fingerprint image enhancement algorithm using a parabolic mask

Computers and Electrical Engineering
Integer squarers with overflow detection

Computers and Electrical Engineering
Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression

Computers and Electrical Engineering

Review: Large scale distributed visualization on computational Grids: A review

Computers and Electrical Engineering
Extended depth of field in images through complex amplitude pre-processing and optimized digital post-processing

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we introduce new algorithm implementations of a new parametric image processing framework that will accurately process images and speed up computation for addition, subtraction, and multiplication. Its potential applications include computer graphics, digital signal processing and other multimedia applications. This Parameterized Digital Electronic Arithmetic (PDEA) model replaces linear operations with non-linear ones. The implementation of a parameterized model is presented. We also present the design of arithmetic circuits including parallel counters, adders and multipliers based in two high performance threshold logic gate implementations that we have developed. We will also explore new microprocessor architectures to take advantage of arithmetic. The experiments executed have shown that the algorithm provides faster and better enhancements from those described in the literature. The FPGA chips used is Spartan 3E from Xilinix. The critical length in the circuit implemented on the FPGA had the minimum period for the proposed subsystem is 10.209ns (maximum frequency 97.957MHz). Maximum power consumed is 2.4mW using 32nm process and we used parallelism and reuse of the Hardware components to accomplish and speed up the process.