C-based design methodology for FPGA implementation of clustalW MSA

Authors:
Yan Lin Aung;Douglas L. Maskell;Timothy F. Oliver;Bertil Schmidt;William Bong
Affiliations:
School of Computer Engineering, NTU, Singapore;School of Computer Engineering, NTU, Singapore;School of Computer Engineering, NTU, Singapore;Division of Engineering, Science and Technology, UNSW Asia, Singapore;Network Storage Technology Division, A*STAR Data Storage Institute, Singapore
Venue:
PRIB'07 Proceedings of the 2nd IAPR international conference on Pattern recognition in bioinformatics
Year:
2007

Citing 4
Cited 2

Using C based logic synthesis to bridge the productivity gap

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Multiple sequence alignment in parallel on a workstation cluster

Bioinformatics
Using reconfigurable hardware to accelerate multiple sequence alignment with ClustalW

Bioinformatics
Streaming Algorithms for Biological Sequence Alignment on GPUs

IEEE Transactions on Parallel and Distributed Systems

HLS tools for FPGA: faster development with better performance

ARC'11 Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applications
C2FPGA-A dependency-timing graph design methodology

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Systolisation of the pairwise distance computation algorithm and mapping into field programmable gate arrays (FPGA) have proven to give superior performance at a lower cost, compared to the same algorithm running on a cluster of workstations. The primary design methodology for this approach is based on the hardware description languages such as VHDL and Verilog HDL. An alternative design methodology, however, is the use of a high level language such as C to describe the algorithms and generate equivalent hardware descriptions for implementation in FPGA so as to reduce time to market. This paper describes the design and implementation of the ClustalW first stage multiple sequence alignment based on the Smith-Waterman algorithm on a low cost FPGA development platform using a C language development tool suite. Performance evaluation results show that comparable performance could be achieved to that of Pentium 4 systems and other HDL-based solutions using even the smallest commercially available FPGA device with this design methodology.