Performance of checksums and CRCs over real data
SIGCOMM '95 Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication
A Systematic Approach to Building High Performance Software-Based CRC Generators
ISCC '05 Proceedings of the 10th IEEE Symposium on Computers and Communications
WSEAS TRANSACTIONS on COMMUNICATIONS
Codes for Error Detection
Effectiveness data transmission error detection using check sum control for military application
MAMECTIS'08 Proceedings of the 10th WSEAS international conference on Mathematical methods, computational techniques and intelligent systems
Burst error control based on weighted checksum
ICCOM'10 Proceedings of the 14th WSEAS international conference on Communications
Hi-index | 0.00 |
In this paper a new approach is proposed to increase the performance of the operation of error control on data transmission. Specifically, a hardware structure for parallel Cyclic Redundancy Check (CRC) calculation is developed to speed up the error control operation of data transmission. Based on a study of the properties of both CRC and Check Sum (CS) a new error detecting scheme is developed which combines CRC and CS. Also it is shown that the proposed error detecting scheme ensures high reliability and performance of the error control operation on data transmission in comparison to CRC alone.