Design of a cell in embryonic systems with improved efficiency and fault-tolerance

Authors:
Yuan Zhang;Youren Wang;Shanshan Yang;Min Xie
Affiliations:
College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China
Venue:
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Year:
2007

Citing 4
Cited 0

Embryonics: A Bio-Inspired Cellular Architecture with Fault-Tolerant Properties

Genetic Programming and Evolvable Machines
Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
POEtic: a prototyping platform for bio-inspired hardware

ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
Immunotronics - novel finite-state-machine architectures withbuilt-in self-test using self-nonself differentiation

IEEE Transactions on Evolutionary Computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new design of cells to construct embryonic arrays, the function unit of which can act in three different operating modes. Compared with cells based on LUT with four inputs and one output, the new architecture displays improved flexibility and resource utilization ratios. Configuration memory employed by embryonics can implement 1-bit error correcting and 2-bit error checking by using extended hamming code. The two-level fault-tolerance is achieved in the embryonic array by the error correcting mechanism of memory at cell-level and column-elimination mechanism at array-level which is triggered by cell-level fault detection. The implementation and simulation of a 4- bit adder subtracter circuit is presented as a practical example to show the effectiveness of embryonic arrays in terms of functionality and two-level fault-tolerance.