Fast fourier transforms: a tutorial review and a state of the art
Signal Processing
VLSI implementation issues for the 2-D Fermat number transform
Signal Processing
Number Theory in Digital Signal Processing
Number Theory in Digital Signal Processing
A New Approach to Pipeline FFT Processor
IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
Implementation of a 2-D Fast Fourier Transform on an FPGA-Based Custom Computing Machine
FPL '95 Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications
A novel algorithm for computing the 2D split-vector-radix FFT
Signal Processing
Fourier Transform Computers Using CORDIC Iterations
IEEE Transactions on Computers
Pipeline architectures for radix-2 new Mersenne number transform
IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special section on 2008 custom integrated circuits conference (CICC 2008)
Digital filtering using complex Mersenne transforms
IBM Journal of Research and Development
IEEE Transactions on Signal Processing
New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications
IEEE Transactions on Consumer Electronics
Hi-index | 0.00 |
In this paper, efficient pipeline architectures that implement the 2-D FFT are presented. Based on the Vector Radix approach, the new structures alleviate the use of memory banks and the transposition of data of the row-column technique. Architectures for Vector Radix 2x2 algorithm and for a modified Vector Radix 4x4, called Vector Radix 2^2x2^2 algorithm, which has been devised and constructed from Vector Radix 2x2, are presented. These architectures can also be built from their 1-D counterparts. Thus, generic and parameterised architectures can be described using a hardware description language to implement both 1-D and 2-D FFTs. A comparison with row-column FFT architectures has shown that the proposed architectures can achieve a 50% reduction in complex multipliers usage. Furthermore, the suggested architectures are suitable to implement FFT-like transforms if the right type of arithmetic components is selected. In particular, they can be modified in order to implement Number Theoretic Transforms. In this case, a saving of up to 66% of registers and 50% of adders requirements of similar work in the literature can be achieved.