A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems

Authors:
Jani Boutellier;Shuvra S. Bhattacharyya;Olli Silvén
Affiliations:
Machine Vision Group, University of Oulu, Oulu, Finland 90014;Electrical and Computer Engineering Department, University of Maryland, College Park, USA;Machine Vision Group, University of Oulu, Oulu, Finland 90014
Venue:
Journal of Signal Processing Systems
Year:
2010

Citing 10
Cited 1

Exact solution of large-scale, asymmetric traveling salesman problems

ACM Transactions on Mathematical Software (TOMS)
Benchmarking and comparison of the task graph scheduling algorithms

Journal of Parallel and Distributed Computing
Embedded Multiprocessors: Scheduling and Synchronization

Embedded Multiprocessors: Scheduling and Synchronization
A Real-Time Video Decoder for Digital HDTV

Journal of VLSI Signal Processing Systems
A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining

Journal of VLSI Signal Processing Systems
Quasi-Static Scheduling for Multiprocessor Real-Time Systems with Hard and Soft Tasks

RTCSA '05 Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Efficient Embedded Computing

Computer
Observations on power-efficiency trends in mobile communication devices

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Interface overheads in embedded multimedia software

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
A cost-effective 8×8 2-D IDCT core processor with folded architecture

IEEE Transactions on Consumer Electronics

Quasi-Static Scheduling of CAL Actor Networks for Reconfigurable Video Coding

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Fine-grained accelerators have the potential to deliver significant benefits in various platforms for embedded signal processing. Due to the moderate complexity of their targeted operations, these accelerators must be managed with minimal run-time overhead. In this paper, we present a methodology for applying flow-shop scheduling techniques to make effective, low-overhead use of fine-grained DSP accelerators. We formulate the underlying scheduling approach in terms of general flow-shop scheduling concepts, and demonstrate our methodology concretely by applying it to MPEG-4 video decoding. We present quantitative experiments on a soft processor that runs on a field-programmable gate array, and provide insight on trends and trade-offs among different flow-shop scheduling approaches when applied to run-time management of fine-grained acceleration.