The Devolution of Synchronizers

Authors:
Salomon Beer;Ran Ginosar;Michael Priel;Rostislav (Reuven) Dobkin;Avinoam Kolodny
Affiliations:
-;-;-;-;-
Venue:
ASYNC '10 Proceedings of the 2010 IEEE Symposium on Asynchronous Circuits and Systems
Year:
2010

Citing 0
Cited 4

Sub-threshold synchronizer

Microelectronics Journal
Contrasting multi-synchronous MPSoC design styles for fine-grained clock domain partitioning: the full-HD video playback case study

Proceedings of the 4th International Workshop on Network on Chip Architectures
Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-on-Chip Design

International Journal of Embedded and Real-Time Communication Systems
Metastability challenges for 65nm and beyond: simulation and measurements

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Synchronizers play a key role in multi-clock domain systems on chip. Traditionally, improvement of synchronization parameters with scaling has been assumed. In particular, the resolution time constant (tau) has been expected to scale proportionally to the gate delay 'FO4'. Recent measurements, however, have yielded counter-examples showing a degradation of tau with scaling. In this paper we describe these measurements and validate them with circuit analysis and simulations, demonstrating the devolution of synchronization parameters. Measurements have been made on a 65nm circuit and on series of FPGA devices. The tau measured on the 65nm circuit was about 100ps, in contrast with expectations of less than 30ps. Three similar FPGA devices, fabricated in 130, 90 and 65nm processes, yielded values of 57, 51 and 73ps, respectively, showing a significant increase in 65nm relative to older generations. The analysis is validated by simulations that predict further increase of tau for future technologies.