Journal of Computer and System Sciences
General purpose parallel architectures
Handbook of theoretical computer science (vol. A)
Simple algorithms for routing on butterfly networks with bounded queues
STOC '92 Proceedings of the twenty-fourth annual ACM symposium on Theory of computing
The Fork95 parallel programming language: design, implementation, application
International Journal of Parallel Programming
Parallel programming in OpenMP
Parallel programming in OpenMP
Work-optimal simulation of PRAM models on meshes
Nordic Journal of Computing
Solving Fundamental Problems on Sparse-Meshes
SWAT '98 Proceedings of the 6th Scandinavian Workshop on Algorithm Theory
Parallelism in random access machines
STOC '78 Proceedings of the tenth annual ACM symposium on Theory of computing
Efficient Two-Level Mesh based Simulation of PRAMs
ISPAN '96 Proceedings of the 1996 International Symposium on Parallel Architectures, Algorithms and Networks
Outline of RISC-based core for multiprocessor on chip architecture supporting moving threads
CompSysTech '09 Proceedings of the International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing
Address-free all-to-all routing in sparse torus
PaCT'07 Proceedings of the 9th international conference on Parallel Computing Technologies
RISC-based moving threads multicore architecture
Proceedings of the 12th International Conference on Computer Systems and Technologies
Hi-index | 0.00 |
We have proposed a RISC-based multi-core architecture for the moving threads approach. A simulator is implemented for it, and in this paper we consider the toolchain for implementing parallel programs to be executed on the proposed architecture by our simulator. We give special emphasis for thread creation and management issues as well as for the synchronous execution model, and discuss programming constructs as well as compiling issues.